CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test /
cuit design in modern nano-scaled technologies.
Na minha lista:
Principais autores: | Pavlov, Andrei., Sachdev, Manoj., SpringerLink (Online service) |
---|---|
Formato: | Digital |
Publicado em: |
|
Assuntos: | |
Endereço do item: | http://dx.doi.org/10.1007/978-1-4020-8363-1 |
Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
Registros relacionados
-
ESD Protection Device and Circuit Design for Advanced CMOS Technologies
por: Semenov, Oleg., et al.
Publicado em: (2022) -
Design and Modeling of Millimeter-Wave CMOS Circuits for Wireless Transceivers Era of Sub-100nm Technology /
por: Lai, Ivan Chee-Hong., et al.
Publicado em: (2022) -
Design of analog CMOS integrated circuits /
por: Razavi, Behzad.
Publicado em: (2022) -
CMOS : circuit design, layout, and simulation /
por: Baker, R. Jacob,, et al.
Publicado em: (2022) -
The design of CMOS radio-frequency integrated circuits /
por: Lee, Thomas H.,
Publicado em: (2022)