An aI based tool for networks-on-chip design space exploration
With the increasing number of cores in Systems on Chip (SoCs), bus architectures have suffered some limitations regarding performance. As applications demand more bandwidth and lower latencies, busses could not comply with such requirements due to longer wires and increased capacitancies. Facing...
Na minha lista:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Dissertação |
| 语言: | por |
| 出版: |
Brasil
|
| 主题: | |
| 在线阅读: | https://repositorio.ufrn.br/jspui/handle/123456789/25937 |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|