An aI based tool for networks-on-chip design space exploration
With the increasing number of cores in Systems on Chip (SoCs), bus architectures have suffered some limitations regarding performance. As applications demand more bandwidth and lower latencies, busses could not comply with such requirements due to longer wires and increased capacitancies. Facing...
保存先:
| 第一著者: | |
|---|---|
| その他の著者: | |
| フォーマット: | Dissertação |
| 言語: | por |
| 出版事項: |
Brasil
|
| 主題: | |
| オンライン･アクセス: | https://repositorio.ufrn.br/jspui/handle/123456789/25937 |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|