An aI based tool for networks-on-chip design space exploration
With the increasing number of cores in Systems on Chip (SoCs), bus architectures have suffered some limitations regarding performance. As applications demand more bandwidth and lower latencies, busses could not comply with such requirements due to longer wires and increased capacitancies. Facing...
Enregistré dans:
| Auteur principal: | |
|---|---|
| Autres auteurs: | |
| Format: | Dissertação |
| Langue: | por |
| Publié: |
Brasil
|
| Sujets: | |
| Accès en ligne: | https://repositorio.ufrn.br/jspui/handle/123456789/25937 |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|