An aI based tool for networks-on-chip design space exploration
With the increasing number of cores in Systems on Chip (SoCs), bus architectures have suffered some limitations regarding performance. As applications demand more bandwidth and lower latencies, busses could not comply with such requirements due to longer wires and increased capacitancies. Facing...
Gorde:
| Egile nagusia: | |
|---|---|
| Beste egile batzuk: | |
| Formatua: | Dissertação |
| Hizkuntza: | por |
| Argitaratua: |
Brasil
|
| Gaiak: | |
| Sarrera elektronikoa: | https://repositorio.ufrn.br/jspui/handle/123456789/25937 |
| Etiketak: |
Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|