Proposta de implementação dos algoritmos de hash MD5 e SHA-1 em hardware reconfigurável
This work proposes two Application Specific System Processor (ASSP), one to the MD5 algorithm and other to the SHA-1 algorithm implemented on Field Programmable Gate Array (FPGA) Xilinx Virtex 6 xc6vlx240t-1ff1156. The throughput and the occupied area were analyzed for several implementations on...
Na minha lista:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Dissertação |
| 語言: | por |
| 出版: |
Brasil
|
| 主題: | |
| 在線閱讀: | https://repositorio.ufrn.br/jspui/handle/123456789/25779 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|