Proposta de um processador multithreading com características de previsibilidade
The real-time embedded systems design requires precise control of the passage of time in the computation performed by the modules and communication between them. Generally, these systems consist of several modules, each designed for a specific task and restricted communication with other modules...
Na minha lista:
| Autor principal: | |
|---|---|
| Outros Autores: | |
| Formato: | Dissertação |
| Idioma: | por |
| Publicado em: |
Universidade Federal do Rio Grande do Norte
|
| Assuntos: | |
| Endereço do item: | https://repositorio.ufrn.br/jspui/handle/123456789/20709 |
| Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
| Resumo: | The real-time embedded systems design requires precise control of the passage of time in
the computation performed by the modules and communication between them. Generally,
these systems consist of several modules, each designed for a specific task and restricted
communication with other modules in order to obtain the required timing. This strategy,
called federated architecture, is already becoming unviable in front of the current demands
of cost, required performance and quality of embedded system. To address this problem,
it has been proposed the use of integrated architectures that consist of one or few circuits
performing multiple tasks in parallel in a more efficient manner and with reduced costs.
However, one has to ensure that the integrated architecture has temporal composability,
ie the ability to design each task temporally isolated from the others in order to maintain
the individual characteristics of each task. The Precision Timed Machines are an
integrated architecture approach that makes use of multithreaded processors to ensure
temporal composability. Thus, this work presents the implementation of a Precision Machine
Timed named Hivek-RT. This processor which is a VLIW supporting Simultaneous
Multithreading is capable of efficiently execute real-time tasks when compared to a traditional
processor. In addition to the efficient implementation, the proposed architecture
facilitates the implementation real-time tasks from a programming point of view. |
|---|